Verilog White Space

White space in Verilog include tab keys (\t), spaces (\b) and line feeds (\n). White space is ignored by the simulator  in code text. The only place where white spaces are not ignored are strings.